

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V420DK1 SUFFIX: PS1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your conf comments.	irmation with your signature and

Approved By	Checked By	Prepared By		
Chao-Chun Chung	YP Lee	Jim Ho		

Version 2.0 Date : Jun. 24 2013



CONTENTS

CONTENTS	2
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)	8
2.3 ELECTRICAL ABSOLUTE RATINGS	8
2.3.1 TFT LCD MODULE	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD Module	9
4. BLOCK DIAGRAM OF INTERFACE	12
4.1 TFT LCD MODULE	12
5. INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD OPEN CELL	13
5.2 LVDS INTERFACE	20
5.3 COLOR DATA INUT ASSIGNMENT	21
5.4 FLICKER (Vcom) ADJUSTMENT	21
6. INTERFACE TIMING	23
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	23
6.1.1 Input Timing Spec for FHD, Frame Rate = 50Hz	23
6.1.2 Input Timing Spec for FHD, Frame Rate = 60Hz	24
6.1.3 Input Timing Spec for FHD, Frame Rate = 100Hz	24
6.1.4 Input Timing Spec for FHD, Frame Rate = 120Hz	25
6.1.5 Input Timing spec for QFHD, Frame Rate = 24Hz	26
6.1.6 Input Timing spec for QFHD, Frame Rate = 30Hz	26
6.2 POWER ON/OFF SEQUENCE	29
7. OPTICAL CHARACTERISTICS	30



7.1 TEST CONDITIONS	30
7.2 OPTICAL SPECIFICATIONS	31
8. PRECAUTIONS	35
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	
8.2 SAFETY PRECAUTIONS	36
9. DEFINITION OF LABELS	
9.1 OPEN CELL LABEL	37
10. PACKAGING	39
10.1 PACKAGING SPECIFICATIONS	
10.2 PACKAGING METHOD	
10.3 UNPACKAGING METHOD	40
11. MECHANICAL CHARACTERISTIC	41



REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0	Jun.24.2013		All	The Approval Specification was first issued.




1. GENERAL DESCRIPTION


1.1 OVERVIEW

V420DK1-PS1 is a 42" TFT Liquid Crystal Display product with driver ICs and 4ch-LVDS interface. This product supports 3840 x 2160 Quad Full HDTV format and can display true 1.07G colors (8-bit +FRC). The backlight unit is not built in.

1.2 FEATURES

CHARACTERISTICS ITEMS	SPECIFICATIONS
Pixels [lines]	3840 x R.G.B. x 2160
Active Area [mm]	919.296 (H) x 517.104 (V) (42" diagonal)
Sub-Pixel Pitch [mm]	0.0798 (H) x 0.2394 (V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	1460
Physical Size [mm]	931.296 × 566.204 × 1.8 Typ.
Display Mode	Transmissive mode / Normally black
Contrast Ratio	5000:1 Typ.
	(Typical value measured at INX's module)
Glass thickness (Array / CF) [mm]	0.5 / 0.5
Viewing Angle (CR>20)	+88/-88(H),+88/-88(V) Typ.
(VA Model)	(Typical value measured by INX's module)
Viewing Angle (CR>10)	+80/-80(H),+80/-70(V) Typ.
(TN Model)	(Typical value measured by INX's module)
Color Chromaticity	R=(0.659,0.325)
	G=(0.277, 0.588)
	B=(0.134, 0.115)
	W=(0.312, 0.362)
	* Please refer to "color chromaticity" in 7.2
Cell Transparency [%]	4.5% Typ. Please refer to "Transmittance" in 7.2
Polarizer Surface Treatment	Anti-Glare coating (Haze 1%)
Rotation Function	Achievable
Display Orientation	Signal input with "INX"
RoHs Compliance	







1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight	-	1460	-	g	-
I/E connector mounting position	The mounting incli		(2)		
1/1 Connector mounting position	The mounting inclination of the connector makes the screen center within ± 0.5mm as the horizontal.				(2)

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Connector mounting position




2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Svmbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	٥C	(1), (3)	
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2), (3)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) The rating of environment is base on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.





2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

Recommended Storage Condition: With shipping package.

Recommended Storage temperature range: 25 \pm 5 $^{\circ}$ C Recommended Storage humidity range: 50 \pm 10 $^{\circ}$ RH

Recommended Shelf life: a month

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCC	-0.3	13.5	V	(1)	
Logic Input Voltage	VIN	-0.3	3.6	V	(1)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.





3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD Module


 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

	Development		Symbol		Valu	ie	111	Note
	Parameter			Min.	Тур.	Max.	Unit	Note
Power Supply Voltage			V _{CC}	10.8	12	13.2	V	(1)
Rush Curre	ent		I _{RUSH}	_	_	2.8	Α	(2)
		White Pattern	P _T	_	9.48	11.28	W	
QFHD 120	·	Horizontal Stripe	P _T	_	20.88	25.20	W	
Power Con	Sumption	Black Pattern	P _T	_	9.36	11.04	W	•
		White Pattern	_	_	0.79	0.94	Α	•
QFHD 120	Hz Output ply Current	Horizontal Stripe	_	_	1.74	2.10	Α	
Power Sup	ply Current	Black Pattern	_	_	0.78	0.92	Α	
		White Pattern	P _T	_	9.00	10.80	W	(3)
QFHD 60H	•	Horizontal Stripe	P _T	_	20.16	23.52	W	
Power Con	sumption	Black Pattern	P _T	_	8.88	10.20	W	
		White Pattern	_	_	0.75	0.90	Α	
QFHD 60H	z Output ply Current	Horizontal Stripe	_	_	1.68	1.96	Α	
Power Sup	ply Current	Black Pattern	_	_	0.74	0.85	Α	
	Differential I Threshold V		V_{LVTH}	+100	_	+300	mV	
	Differential I Threshold V	nput Low	V _{LVTL}	-300	_	-100	mV	
LVDS	Common In		V _{СМ}	1.0	1.2	1.4	V	(4)
interface	Differential i	nput voltage	V _{ID}	200	_	600	mV	
		Terminating Resistor		_	100	_	ohm	
CMOS	Input High Threshold Voltage		V _{IH}	2.7	_	3.3	V	
interface	Input Low T	hreshold Voltage	VIL	0	_	0.7	V	




Note (1) The module should be always operated within the above ranges. The ripple voltage should be controlled under 10% of Vcc (Typ.)

Note (2) Measurement condition:




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, fv = 60/120 Hz, whereas a power dissipation check pattern below is displayed.








Note (4) The LVDS input characteristics is shown as below:





4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD OPEN CELL

CNF1 Connector Pin Assignment (187059-51221(P-TWO) or WF23-402-5133 (FCN))

Matting connector: FI-RE51HL (JAE)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	I2C Clock (for mode selection & function setting)	
3	SDA	I2C Data (for mode selection & function setting)	
4	N.C.	No Connection	(1)
5	L/R_O	Output signal for Left Right Glasses control	(2)
6	N.C.	No Connection	(1)
7	SELLVDS	Input signal for LVDS Data Format Selection	(3)(9)
8	N.C.	No Connection	
9	N.C.	No Connection	(1)
10	N.C.	No Connection	
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	(4)
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	(4)
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(4)
20	CH1CLK+	First pixel Positive LVDS differential clock input.	(4)
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	(4)
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	(4)
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	2D/3D	Input signal for 2D/3D Mode Selection	(5)(10)
27	L/R	Input signal for Left Right eye frame synchronous	(6)



28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	
29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	(4)
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	(4)
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(4)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	(4)
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	(4)
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	(4)
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	LD_EN	Input signal for Local Dimming Enable	(7)(9)
43	N.C.	No Connection	(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

CNF2 Connector pin assignment (187060-41221 (P-TWO) or WF23-400-413C (FCN))

Matting connector: FI-RE41HL (JAE)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	
5	N.C.	No Connection	



6	N.C.	No Connection	
7	N.C.	No Connection	
8	N.C.	No Connection	
9	GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	(4)
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	(4)
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(4)
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	(4)
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	(4)
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	(4)
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	GND	Ground	
25	GND	Ground	
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	(4)
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	(4)
•			
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	
30 31	CH4[2]- CH4[2]+	Fourth pixel Negative LVDS differential data input. Pair 2 Fourth pixel Positive LVDS differential data input. Pair 2	
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	
31 32	CH4[2]+ GND	Fourth pixel Positive LVDS differential data input. Pair 2 Ground	(4)
31 32 33	CH4[2]+ GND CH4CLK-	Fourth pixel Positive LVDS differential data input. Pair 2 Ground Fourth pixel Negative LVDS differential clock input.	(4)
31 32 33 34	CH4[2]+ GND CH4CLK- CH4CLK+	Fourth pixel Positive LVDS differential data input. Pair 2 Ground Fourth pixel Negative LVDS differential clock input. Fourth pixel Positive LVDS differential clock input.	(4)



38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	GND	Ground	
41	GND	Ground	

CON2 Connector Pin Assignment (LM123S010HTF13Y or equivalent)

1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	_
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(2)
7	N.C.	No Connection	
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) The definition of L/R_O signal as follows

L= 0V, H=+3.3V

L/R_O	Note
L	Right glass turn on
Н	Left glass turn on

Note (3) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (4) LVDS Data Mapping

LVDS 4-port FHD 100/120Hz Input

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

LVDS 2port FHD 50/60Hz Input

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 3, 5,1917, 1919



2nd Port Second Pixel 2, 4, 6,1918, 1920
--

LVDS 4-port QFHD 24/30Hz Input

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,3833, 3837
2nd Port	Second Pixel	2, 6, 10,3834, 3838
3rd Port	Third Pixel	3, 7, 11,3835, 3839
4th Port	Fourth Pixel	4, 8, 12,3836, 3840

Note (5) 2D/3D mode selection.


L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (6) Input signal for left and right eye frame synchronous

 $V_{IL}=0~0.7 \text{ V}, V_{IH}=2.7~3.3 \text{ V}$

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal



Note (7) Local dimming enable selection.


L= Connect to GND , H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
H or Open	Local Dimming Enable


- Note (8) Reserved for internal use. Open is preferred. However, it is also acceptable to reserve the wire connecting with specific High/Low voltage level.
- Note (9) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including panel board loading as below.

Version 2.0 17 Date : Jun. 24 2013






Note (10) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including panel board loading as below.








Note (11) LVDS connector pin order defined as follows



Note (12) LVDS connector mating dimension range request is 0.93mm~1.0mm as below








5.2 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open



R0~R9: Pixel R Data (9; MSB, 0; LSB) G0~G9: Pixel G Data (9; MSB, 0; LSB) B0~B9: Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".



5.3 COLOR DATA INUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.


		Data Signal																													
	Color					R	ed									Gre	een										ue				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	ВЗ	B2	B1	B0
Basic Colors	Black Red Green Blue Cyan Magenta Yellow White	0 1 0 0 0 1 1	0 1 0 0 0 1 1	0 0 1 0 1 0 1	0 0 1 1 1 0	0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 1 1 1 0	0 0 1 1 1 0	0 0 1 1 1 0	0 0 1 1 1 0																	
Gray Scale Of Red	Red (0) / Dark Red (1) Red (2) : : Red (1021) Red (1022) Red (1023)	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 1 : : 0 1 1	0 1 0 : : 1 0 1	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0 0	0 0 0 0 0 0	0 0 0 : : 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : ; 0 0	0 0 0 : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0
Gray Scale Of Green	Green (0) / Dark Green (1) Green (2) : : : : : : : : : : : : : : : : : : :	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 1 : 0 1 1	0 1 0 : : 1 0 1	0 0 0 : : 0 0 0	0 0 0 : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0 0	0 0 0 : : 0 0 0	0 0 0 : : : 0 0 0								
Gray Scale Of Blue	Blue (0) / Dark Blue (1) Blue (2) Blue (1021) Blue (1022) Blue (1023)	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : : 0 0 0	0 0 0 : : : 0 0 0	000000	0 0 0 0 0 0	000000	0 0 0 0 0 0	000000	0 0 0 : : : 0 0 0	0 0 0 : : : 0 0 0	0 0 0 : : 1 1	0 0 0 : : 1 1 1	0 0 1 : 0 1 1	0 1 0 : : 1 0 1						


Note (1) 0: Low Level Voltage , 1: High Level Voltage

5.4 FLICKER (Vcom) ADJUSTMENT

(1) Adjustment Pattern:

Column-inversion pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.







(2) Adjustment method: (Digital V-com)

Programmable memory IC is used for Digital V-com adjustment in this model. INX provide Auto Vcom tools to adjust Digital V-com. The detail connection and setting instruction, please directly contact with Account FAE or refer INX Auto V-com adjustment OI. Below items is suggested to be ready before Digital V-com adjustment in customer LCM line.

- a. USB Sensor Board.
- b. Programmable software



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram. (Ta = 25 ± 2 °C)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(1)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -1.5%	-	F _{clkin} +1.5%	MHz	(2)	
Clock	Spread spectrum modulation frequency	F _{SSM}	-	-	66	KHz	(2)	
LVDS Receiver Data	Receiver skew margin	T _{RSKM}	-400	-	400	ps	(3)	

6.1.1 Input Timing Spec for FHD, Frame Rate = 50Hz

Signal	lt	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Freq	uency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D	Mode	F _r	47	50	53	Hz	(5)
		Total	Tv	1104	1350	1395	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		1080		Th	
Active		Blank	Tvb	24	270	315	Th	
Display		Front porch	Tvfp	10	_	_	Th	
Term		Back porch	Tvbp	10	_	_	Th	(6)
	2D Mode	Vsync	Tvswid	4	_	_	Th	
		Total	Th	1060	1100	1340	Тс	Th=Thd+Thb
Horizontal		Display	Thd		960		Tc	
Active		Blank	Thb	100	140	380	Тс	
Display		Front porch	Thfp	5	_	_	Тс	
Term		Back porch	Thbp	5	_	_	Тс	(6)
		Hsync	Thswid	2	_	_	Тс	



6.1.2 Input Timing Spec for FHD, Frame Rate = 60Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Freq	uency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D I	Mode	F _r	57	60	63	Hz	(5)
		Total	Tv	1104	1125	1395	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		1080		Th	
Active		Blank	Tvb	24	45	315	Th	
Display		Front porch	Tvfp	10	_	_	Th	
Term		Back porch	Tvbp	10	_	_	Th	(6)
	2D Mode	Vsync	Tvswid	4	_	_	Th	
	25 111000	Total	Th	1060	1100	1340	Тс	Th=Thd+Thb
Horizontal		Display	Thd		960		Тс	
Active		Blank	Thb	100	140	380	Тс	
Display		Front porch	Thfp	5	_	_	Тс	
Term		Back porch	Thbp	5	_	_	Тс	(6)
		Hsync	Thswid	2	_	_	Тс	

6.1.3 Input Timing Spec for FHD, Frame Rate = 100Hz

Signal	lt	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Fred	luency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D	Mode	Fr	97	100	103	Hz	(5)
	2D Mode	Total	Tv	1104	1350	1395	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		1080		Th	
Active		Blank	Tvb	24	270	315	Th	
Display		Front porch	Tvfp	10	_	_	Th	
Term		Back porch	Tvbp	10	_	_	Th	(6)
		Vsync	Tvswid	4	_	_	Th	
Horizontal		Total	Th	530	550	670	Тс	Th=Thd+Thb
Active		Display	Thd		480		Tc	



Display	Blank	Thb	50	70	190	Тс	
Term	Front porch	Thfp	5	_	_	Тс	
	Back porch	Thbp	5	_	_	Тс	(6)
	Hsync	Thswid	2	_	_	Тс	

6.1.4 Input Timing Spec for FHD, Frame Rate = 120Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	2D	Mode	F _{clkin}	60	74.25	79	MHz	(4)
LVDS Clock	3D	Mode	(=1/TC)		74.25		MHz	(4)
Frame Rate	2D	Mode	F	117	120	123	Hz	(5)
Frame Rate	3D	Mode	- F _r -		120		Hz	(5)
		Total	Tv	1104	1125	1395	Th	Tv=Tvd+Tvb
		Display	Tvd		1080		Th	
	2D Mada	Blank	Tvb	24	45	315	Th	
	2D Mode	Front porch	Tvfp	10	_	_	Th	
Vertical		Back porch	Tvbp	10	_	_	Th	(6)
Active		Vsync	Tvswid	4	_	_	Th	
Display		Total	Tv		1125		Th	
Term		Display	Tvd		1080		Th	
	3D Mode	Blank	Tvb		45		Th	
	3D Mode	Front porch	Tvfp	10	_	_	_	
		Back porch	Tvbp	10	_	_	_	(6)
		Vsync	Tvswid	4	_	_	_	
Horizontal		Total	Th	530	550	670	Tc	Th=Thd+Thb
Active Display		Display	Thd		480		Tc	
Term	2D Mode	Blank	Thb	50	70	190	Tc	
	ZD Mode	Front porch	Thfp	5	_	_	Tc	
		Back porch	Thbp	5	_	_	Tc	(6)
		Hsync	Thswid	2	_	_	Tc	
	3D Mode	Total	Th	530	550	670	Tc	Th=Thd+Thb



Di	Display	Thd		480		Тс	
ВІ	Blank	Thb	50	70	190	Тс	
Fr	ront porch	Thfp	5			Тс	
Ва	ack porch	Thbp	5			Tc	(6)
H	Isync	Thswid	2			Tc	

6.1.5 Input Timing spec for QFHD, Frame Rate = 24Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Fred	luency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D	Mode	F _r	23	24	25	Hz	(5)
		Total	Tv	2208	2250	2450	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		2160		Th	
Active		Blank	Tvb	48	90	290	Th	
Display		Front porch	Tvfp	20	_	_	Th	
Term		Back porch	Tvbp	20	_	_	Th	(6)
	2D Mode	Vsync	Tvswid	8	_	_	Th	
	25 Meas	Total	Th	992	1375	1440	Тс	Th=Thd+Thb
Horizontal		Display	Thd		960		Тс	
Active		Blank	Thb	32	415	480	Тс	
Display		Front porch	Thfp	12	_	_	Тс	
Term		Back porch	Thbp	10	_	_	Тс	(6)
		Hsync	Thswid	4	_	_	Тс	


6.1.6 Input Timing spec for QFHD, Frame Rate = 30Hz

Signal	Ite	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Freq	uency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D I	Mode	F _r	29	30	31	Hz	(5)
Vertical Active	2D Mode	Total	Tv	2208	2250	2450	Th	Tv=Tvd+Tvb
7100100		Display	Tvd		2160		Th	




Display	Blank	Tvb	48	90	290	Th	
Term	Front po	rch Tvfp	20	_	_	Th	
	Back po	rch Tvbp	20	_	_	Th	(6)
	Vsync	Tvswid	8	_	_	Th	
	Total	Th	992	1100	1340	Tc	Th=Thd+Thb
Horizontal	Display	Thd		960		Tc	
Active	Blank	Thb	32	140	380	Tc	
Display	Front po	rch Thfp	12	_	_	Tc	
Term	Back po	rch Thbp	10	_	_	Tc	(6)
	Hsync	Thswid	4	_	_	Tc	

Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $\mid T_1 - T \mid$




Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.





Note (3) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.




Note (4) Please make sure the range of pixel clock has follow the below equations.

$$\text{Fclkin (max)} \ge (\text{Fr} \times \text{Tv} \times \text{Th}) \ge \text{Fclkin(min)}$$


Note (5)

- a. The frame-to-frame jitter of the input frame rate is defined as the following figure.
- b. $FRn = FRn-1 \pm 1.8\%$.



Note (6)

- c. Hsync and Vsync signals are necessary for this module.
- d. The polarity of Hsync & Vsync should be positive.
- e. Please follow the input signal timing diagram as below:




Version 2.0 28 Date : Jun. 24 2013



6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



- Note (1) The supply voltage of external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC=off, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) Vcc must decay smoothly when power-off.




7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit	
Ambient Temperature	Та	25±2	°C	
Ambient Humidity	Ha	50±10	%RH	
Supply Voltage	V _{cc}	12V±1.2	V	
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"			

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.





7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
	Red	Rcx			0.659	- Typ. +0.03	-	(0)
	Red	Rcy			0.325		-	
	Croon	Gcx	θ_x =0°, θ_Y =0° Viewing Angle at Normal Direction	Typ0.03	0.277		-	
	Green	Gcy			0.588		-	
Color	Blue	Всх			0.133		-	
Chromaticity	y Blue	Всу			0.115		-	
		Wcx	Standard light source "C"		0.312		-	
	White	Wcy			0.362		-	
Transmittance		Т%		4.05	4.5	-	%	(5)
Transmittance Variation Contrast Ratio		δТ	θ_x =0°, θ_Y =0° with INX module	-	-	1.3		(6)
		CR	with hyx module	3500	5000	-	-	(1),(3)
Response Time		Gray to gray	θ_x =0°, θ_Y =0° with INX Module	-	6.5	13	ms	(1),(4)
Viewing	l la sina atal	θ_x +		80	88	-		
	Horizontal	θ _x -	CR≥20	80	88	-	Da.=	(4) (2)
	Vertical	θ _Y +	With INX module	80	88	-	Deg.	(1),(2)
	vertical	θ _Y -		80	88	-		
Transmission direction of the up polarizer		Фир-Р	-	-	90	-	Deg.	(7)

Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:

- Measure Module's and BLU's spectrum at center point. White and R,G,B are with signal input. BLU (for V420DK1-LS1) is supplied by INX.
- 2. Calculate cell's spectrum.
- 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".


Note (1) Light source is the BLU which supplied by INX (V420DK1-LS1) and the cell driving voltage are based on suitable gamma voltages.

Version 2.0 31 Date : Jun. 24 2013



Note (2) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80 (or Eldim EZ-Contrast 160R)



Note (3) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L1023: Luminance of gray level 1023

L0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (5).

Note (4) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.



Note (5) Definition of Transmittance (T%):

Measure the transmittance at 5 points.

Light source is the BLU which contains three diffuser sheets and the cell driving voltage are based on suitable gamma voltages.

Transmittance (T%) = Average [T(1), T(2), T(3), T(4), T(5)]

The transmittance of each point can be calculated by the following expression.

$$T(X) = \frac{L1023(X) \text{ of LCD module}}{Luminance(X) \text{ of BLU}} \times 100\%$$

L1023: Luminance of gray level 1023


T(X) is corresponding to the point $X1\sim X5$ at the figure in Note (6).

Note (6) Definition of Transmittance Variation (δT) :

Measure the transmittance at 5 points.

Transmittance Variation (
$$\delta T$$
) =
$$\frac{\text{Maximum} [T(1), T(2), T(3), T(4), T(5)]}{\text{Minimum} [T(1), T(2), T(3), T(4), T(5)]}$$


T(X) is calculated as Note(5).






Note (7) This is a reference for designing the shutter glasses of 3D application. (VA case)

Definition of the transmission direction of the up polarizer $(\Phi_{\text{up-P}})$ on LCD Module:



Up Polarizer

The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.



NNOLUX 群創光電股份有限公司

PRODUCT SPECIFICATION

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply improper or unbalanced force such as bending or twisting to open cells during assembly.
- [2] It is recommended to assemble or to install an open cell into a customer's product in clean working areas.

 The dust and oil may cause electrical short to an open cell or worsen polarizers on an open cell.
- [3] Do not apply pressure or impulse to an open cell to prevent the damage.
- [4] Always follow the correct power-on sequence when an open cell is assembled and turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not design sharp-pointed structure / parting line / tooling gate on the plastic part of a COF (Chip on film), because the burr will scrape the COF.
- [6] If COF would be bended in assemble process, do not place IC on the bending corner.
- [7] The gap between COF IC and any structure of BLU must be bigger than 2 mm. This can prevent the damage of COF IC.
- [8] The bezel opening must have no burr and be smooth to prevent the surface of an open cell scraped.
- [9] The bezel of a module or a TV set can not contact with force on the surface of an open cell. It might cause light leakage or scrape.
- [10] In the case of no FFC or FPC attached with open cells, customers can refer the FFC / FPC drawing and buy them by self.
- [11] It is important to keep enough clearance between customers' front bezel/backlight and an open cell.

 Without enough clearance, the unexpected force during module assembly procedure may damage an open cell.
- [12] Do not plug in or unplug an I/F (interface) connector while an assembled open cell is in operation.
- [13] Use a soft dry cloth without chemicals for cleaning, because the surface of the polarizer is very soft and easily scratched.
- [14] Moisture can easily penetrate into an open cell and may cause the damage during operation.
- [15] When storing open cells as spares for a long time, the following precaution is necessary.
 - [15.1] Do not leave open cells in high temperature and high humidity for a long time. It is highly recommended to store open cells in the temperature range from 0 to 35°C at normal humidity without condensation.
 - [15.2] Open cells shall be stored in dark place. Do not store open cells in direct sunlight or fluorescent light environment.
- [16] When ambient temperature is lower than 10°C, the display quality might be reduced.
- [17] Unpacking (Cartons/Tray plates) in order to prevent open cells broken:
 - [17.1] Moving tray plates by one operator may cause tray plates bent which may induce open cells broken.

 Two operators carry one carton with their two hands. Do not throw cartons/tray plates, avoid any impact on cartons/tray plates, and put down & pile cartons/tray plates gently.
 - [17.2] A tray plate handled with unbalanced force may cause an open cell damaged. Trays should be completely put on a flat platform.



- [17.3] To prevent open cells broken, tray plates should be moved one by one from a plastic bag.
- [17.4] Please follow the packing design instruction, such as the maximum number of tray stacking to prevent the deformation of tray plates which may cause open cells broken.
- [17.5] To prevent an open cell broken or a COF damaged on a tray, please follow the instructions below:
 - [17.5.1] Do not peel a polarizer protection film of an open cell off on a tray
 - [17.5.2] Do not install FFC or LVDS cables of an open cell on a tray
 - [17.5.3] Do not press the surface of an open cell on a tray.
 - [17.5.4] Do not pull X-board when an open cell placed on a tray.
- [18] Unpacking (Hard Box) in order to prevent open cells broken:
 - [18.1] Moving hard boxes by one operator may cause hard boxes fell down and open cells broken by abnormal methods. Two operators carry one hard box with their two hands. Do handle hard boxes carefully, such as avoiding impact, putting down, and piling up gently.
 - [18.2] To prevent hard boxes sliding from carts and falling down, hard boxes should be placed on a surface with resistance.
 - [18.3] To prevent an open cell broken or a COF damaged in a hard box, please follow the instructions below:
 - [18.3.1] Do not peel a polarizer protection film of an open cell off in a hard box.
 - [18.3.2] Do not install FFC or LVDS cables of an open cell in a hard box.
 - [18.3.3] Do not press the surface of an open cell in a hard box.
 - [18.3.4] Do not pull X-board when an open cell placed in a hard box.
- [19] Handling In order to prevent open cells, COFs, and components damaged:
 - [19.1] The forced displacement between open cells and X-board may cause a COF damaged. Use a fixture tool for handling an open cell to avoid X-board vibrating and interfering with other components on a PCBA & a COF.
 - [19.2] To prevent open cells and COFs damaged by taking out from hard boxes, using vacuum jigs to take out open cells horizontally is recommended.
 - [19.3] Improper installation procedure may cause COFs of an open cell over bent which causes damages. As installing an open cell on a backlight or a test jig, place the bottom side of the open cell first on the backlight or the test jig and make sure no interference before fitting the open cell into the backlight/the test jig.
 - [19.4] Handle open cells one by one.
- [20] Avoid any metal or conductive material to contact PCB components, because it could cause electrical damage or defect.

8.2 SAFETY PRECAUTIONS

- [1] If the liquid crystal material leaks from the open cell, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [2] After the end of life, open cells are not harmful in case of normal operation and storage.



9. DEFINITION OF LABELS

9.1 OPEN CELL LABEL


The barcode nameplate is pasted on each open cell as illustration for INX internal control



Figure.9-1 Serial No. Label on SPWB

Model Name: V420DK1-PS1

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2010=0, 2011=1,2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change


Serial No.: Manufacturing sequence of product





Figure.9-2 Panel ID Label on Cell

Panel ID Label includes the information as below:







10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

- (1) 13 pcs LCD Open Cell / 1 Box
- (2) Box dimensions: 1113 (L) X 813 (W) X 99.4 (H)mm
- (3) Weight: approximately 7.7 Kg (13 Open Cells per box)
- (4) 156 LCD TV Panels / 1 Group
- (5) Without the outer Carton, Boxes stack under the package architecture.

10.2 PACKAGING METHOD

Packing method (Hard Box) is shown in following figures.




Figure.10-1 packing method






Figure.10-2 packing method

10.3 UNPACKAGING METHOD

Unpacking method (Hard Box) is shown in following figures.






Figure.10-3 unpacking method



11. MECHANICAL CHARACTERISTIC









Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0
Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

0x16 0x00 0x00 0x00 0x00 0x01 : Local Dimming demo mode ON (Demo in right half

screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:

	Device Address		Preamble data		Preamble data	
START	11100000 (0xE0)	ACK	00100110 (0x26)	ACK	00111000 (0x38)	ACK
	Register Address		Command Data		Command Data	

01100101	ACK	00010110	ACK	00000000	ACK
(0x65)		(0x16)		(0x00)	

00000000 ACK 00000000 ACK 00000000 (0x00) (0x00) (0x00)	ACK


Command Data

00000001	STOP
(0x01)	






Note 1: Local Dimming demo OFF



Note 2: Local Dimming demo ON



A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	-	ns
t _{HD-STA}	Start hold time	250		ns
t _{SU-DAT}	Data setup time	80	ı	ns
t _{HD-DAT}	Data hold time	0	-	ns
t _{su-sto}	Stop setup time	250	-	ns
t _{BUF}	Time between Stop condition and next	500		ne
	Start condition	500 -		ns

